EE 330 Laboratory 6 Resistors, Bonding Pads, and Pad Frames Fall 2022

Contents

Objective	2
Checkpoints	2
Part 1: Layout of a resistor	2
Part 1.1 Create a resistor layout	2
Part 2: Introduction to bonding pads	3
Part 2.1: Create the layout of a bonding pad	3
Part 3: Layout of a diode	4
Part 3.1 Create a diode layout	5
Part 4: Pad Protection Circuitry	5
Part 4.1 Create a Pad Protection Schematic	6
Part 5: Layout of the bonding pad with protection circuit	6
Part 5.1: Human Body Model	7
Appendix 1	9

Objective

The objective of this experiment is to investigate the design and layout of resistors, the basic bonding pads that comprise a pad frame, and diodes. Then these will be combined into a basic pad protection circuit.

Checkpoints

The checkpoints for this lab are as follows:

- 1. Extracted $5k\Omega$ Resistor
- 2. Diode Layout
- 3. Bonding Pad (w/ Measurements)
- 4. LVS Match for ESD Circuit
- 5. Transient Analysis Proving ESD Class

As with all future labs, these checkpoints must be shown to a lab TA before the end of your next lab section. You should include these checkpoints in your lab report.

Part 1: Layout of a resistor

A resistor can be created using almost any layer available in the process. For example, in the ON 0.5µm process, a rectangular poly resistor can be created by drawing a rectangular poly region with terminals at its ends as shown in Figure 1. The value of this resistor will be the product of the sheet resistance times the number of squares (Note: A corner counts as 0.55 squares). The resistor is often shaped to reduce the overall area, often making a U shape or serpentine for larger resistances.

Since a layout pattern with contacts on two ends can be used for either an interconnect or for a resistor, and since the same physical devices are used for both, the CAD tools have no way of determining strictly from the layout of the resistor what is intended to be a resistor that appears in a circuit schematic and what is intended to be an interconnect which shows no resistance in a schematic. To allow the CAD tools to correctly recognize the regions that correspond to resistors in a circuit schematic, an identification cover called *res_id* is added at layout that covers all regions that are to correspond to resistors in the circuit schematic. A *res_id* cover is shown in Figure 1. The *res_id* cover is an identification layer, not an additional physical layer. The *res_id* cover does not alter the fabrication process.



Figure 1: Resistor layout utilizing serpentine poly, metal interconnects, and res_id.

Part 1.1 Create a resistor layout

Create a resistor of 5 k Ω (+/- 1%) inside a rectangular boundary using any layer. Make sure that the diagonal of a bounding rectangle is reasonably small. Use the parameters included in Appendix 1 for this design. Extract the resistor to compare the extracted value with the design value (the extracted view should have a box that says "Res", when you press Shift+F this will show the resistance value).

Part 2: Introduction to bonding pads

A bonding pad is used as part of the connection of the circuit on a die to a pin on a package. One side of a wire (often gold) connects to the bonding pad while the other side connects to the corresponding pin on a package. This interconnecting wire is called a "bonding wire". Although only the top metal layer (Metal 3 for the ON 0.5µm process) is actually used for the connection with the bonding wire, typically the bonding pad is made of all available metal layers stacked on top of each other and interconnected through vias. This arrangement allows connection from the core of the chip to the pad and, in turn, the outside world using any metal layer to interface between the pad and the internal circuit.



The last major processing step in the manufacturing of a wafer is the "passivation" layer (an insulator) that covers the entire chip to protect circuits from environmental contamination or minor damage on the surface. Since the bonding pads need to be accessible for electrical connection to the chip package, this top passivation layer must be removed from the bonding pads. This top passivation layer is termed the *glass* layer. As with all layers in a semiconductor process, the *glass* layer is governed by its own set of design rules.

Note: In the layout the glass layers we create are anywhere this top passivation layer will be cut out to allow electrical contact. So, we place glass layers on the regions where do not want the passivation layer to exist.

Part 2.1: Create the layout of a bonding pad

Create a bonding pad comprised of stacked layers of metal 1-3 with a pad opening in the glass layer. Use stacked vias (stacking of vias is allowed in the AMI06 process) to interconnect these metal layers. To minimize the resistance in the interconnections of these metal layers, use near the maximum possible number of vias, by creating multiple rows and columns, when connecting adjacent metal layers. The pad should be as small as

possible while still meeting design rules but the opening in the glass layer is to be $60\mu m \ge 60\mu m$. The opening must lie completely within the pad. This opening requirement is important in determining a lower bound for the area of the pad.

Hint: You can cover the entire surface of a pad with vias efficiently. Use the menu item **Create à Vias** first **Choose Stacked Vias** so you can apply Metal 1-3 vias at the same time and specify the number of **Rows and Columns** of vias you want. You will need to calculate how many rows and columns of vias that you need first.

Part 3: Layout of a diode

In the n-well bulk CMOS process, diodes can be created in two ways: one is with a p+ diffusion in an n-well and the other is with a n+ diffusion in the p-substrate. These two ways of creating a diode are depicted in Figure 2. Though this represents two ways to create a diode, the n+/p-substrate diode has very limited applications since its anode is inherently connected to the substrate. Even the p+/n-well diode has some limitations since there is actually a p-sub/n-well diode also present (but not shown in the figure). The node labels in this figure denote the contacts to the anodes and cathodes of the diodes. For example, the cathode for the p+/n-well diode on the right is actually the n-well or more precisely the n-well region immediately adjacent to the p+ diffusion.



Figure 2:Two Ways to Make Diode in n-well CMOS Process; n+/p-substrate on left and p+/n-well on right

For the purpose of this lab, we will use the p+/n-well diodes and layout each diode in its own n-well, as in Figure 3.

The area factor, A, in the diode equation (1) is the area of the intersection of the diffused regions that form the anode and the cathode. In this layout, the cathode completely surrounds the anode so the area factor, A, is the area of the anode which is formed with the p+ active.

$$I_D = I_S \left(e^{\frac{V_D}{V_t}} - 1 \right) = J_S A(e^{\frac{V_D}{V_t}} - 1)$$
(1)



Figure 3: Simple P+ Diode Layout, Cross-sectional View

Similar to the resistor, for extraction of the diode to work correctly, you must completely cover the diffusions used to form the diodes with the cover layer *dio_id* so that the extraction tool recognizes this as a circuit component (i.e. as a diode).

Part 3.1 Create a diode layout

Create the layout for a diode. This diode will be used as part of a pad protection circuit that is discussed in the next section. When used in pad protection circuits, the area of the anode should be quite large. Make a square layout of your diode with the total area about 1/4th that of the bonding pad using the floorplan for the layout shown in Figure 3.

Part 4: Pad Protection Circuitry

Electrostatic discharge (ESD) is a rapid flow of current typically associated with breakdown of air or other gasses. This breakdown is associated with the rapid formation of a plasma. Lightning is one example of electrostatic discharge. If you've ever dragged your feet on carpet so you can shock someone with the tip of your finger, you've created an electrostatic discharge. If the discharge path includes a path through an integrated circuit, the sudden surge of electrons associated with ESD can damage or destroy a circuit. Simply toughing an integrated circuit can cause an ESD event if a person is sufficiently charged such as can occur walking across a carpet or even a dry floor in a low humidity environment. Damage in the integrated circuit occurs because the ESD currents create very large short-term voltages that cause devices in the integrated circuit to fail. In manufacturing environments, there are ways to mitigate the ESD risk by using protocols that may include an ESD smock/wristband/mat, a humidity-controlled environment, and/or ESD safe tools. However, this mitigation does not exist in the real world, where our circuits will most likely operate. Therefore, we need to build in ESD protection into an integrated circuit to protect it from unplanned ESD stress.

Normally, protection circuitry is designed by engineers specializing in ESD protection and is provided to the circuit designers. For the purpose of this lab, you are going to create the simple ESD protection circuit shown in Figure 4. No protection circuits exist to provide protection from all ESD events but some are very effective at providing ESD protection for events that are likely to occur during normal use of an integrated circuit. The simple circuit discussed in this experiment will provide a reasonable level of ESD protection though an actual production circuit may have a much better ESD protection structure. But this circuit is good enough to introduce the

concept of protecting a circuit from ESD damage and good enough to provide some protection from ESD events if included on a fabricated circuit. In this ESD protection circuit the resistor R_{PROT} is to be made of poly and has a *value of 50 ohms*.



Figure 4: ESD Protection Circuit Schematic

If an ESD event occurs on a bonding pad without ESD protection, the corresponding voltage on the bonding pad can be very large and will propagate directly into the integrated circuit thereby damaging or destroying the IC. But with the ESD protection circuit shown, the actual voltage that gets into the circuit will be limited to about 0.7V above V_{DD} or to about 0.7V below V_{SS} . The excess voltage incident on the bonding pad will be impressed across the resistor R_{PROT} . Many types of resistors can support a large voltage for a short period of time without damaging the resistor. And many diodes can support a large current flow for a short period of time without damaging the diode.

Every pin on the integrated circuit will have a pad protection circuit. Depending upon whether the pin is an input, an output, or a supply voltage, the protection circuit will vary. These variations could be in the size of the resistor, in the size of the diodes, or in some other modifications to the protection circuitry. Pad protection circuits are generally included in a library and the designer simply selects the protection circuit that corresponds to the functionality of each node.

Part 4.1 Create a Pad Protection Schematic

Create a new schematic (call it bondingPadWithESD or something similar) and recreate the schematic of the ESD protection circuit (the Bonding Pad is just an input pin in this schematic). This schematic will be used for LVS later.

Part 5: Layout of the bonding pad with protection circuit

Create a layout of a bonding pad with an ESD protection circuit. Instantiate the needed components in the bonding pad design (we made most of these in other parts of the lab). Make sure your layout passes DRC and LVS. Build a symbol for this protection circuitry.

Attempting to run a simulation of this ESD protection will not work. This is because the computer does not have a model for the diodes. You will need to create a diode model that tells the software how to model the diode in the schematic. To do so, go to the folder containing your diode (cd ~/ee330/{lab library}/diode, or something similar) and create a text file called **diode.scs** (gedit diode.scs) and include the following text:

```
simulator lang = spectre
library dio
section d
model diode diode is=1.8e-12 rs=1.43 n=1.22
endsection d
endlibrary dio
```

You will need to add this model to a simulation later.

Part 5.1: Human Body Model

The human body model is an electrical equivalent of a human touching a circuit to induce static discharge. It is modeled as a 100pF capacitor discharging through a 1500 ohm resistor in series to the device under test (DUT). The human body model (HBM) is shown in Figure 5. Devices are qualified into different classes depending upon how much voltage they can handle from this configuration. This of course corresponds to how much static electricity you build up before touching your device! The different classes can be found in Figure 7.



Figure 5: HBM

Create a new schematic and call it **HBM_TB**. Add the human body model and your protection circuitry. Remember to hook up Vss and Vdd. Simulate the circuit assuming the output of the protection circuit is loaded with a 1pF capacitor. Set the starting voltage of the charged capacitor using the 'Initial Conditions' query in the properties of the 100pF capacitor. Set the starting voltage of the 1pF load capacitor to 0V.

Before simulating your test circuit, you must include the diode file created earlier in the model. To do this, open ADE Assembler, create a test for your schematic, and go to Setup Model Libraries and a popup will appear like figure 6. Click on the (...) button to the right of <Click here to add model file> then find your diode.scs file in your file system. Click on the section area to the right of this and a small down arrow will appear. Click on the drop down list and select, "d".



Figure 6: Including Model Libraries

Run the circuit for a variety of starting voltages and see how the protection circuitry works. If we specify Vdd = 3.3V and any voltage above 5V destroys the circuitry (a capacitor in this simulation), to what class of devices would this belong? How could you improve the protection of the circuit?

Class	ESD withstand voltage, V_w
0	0 ~ 250 V
1A	250 ~ 500 V
1B	500 ~ 1000 V
1C	1000 ~ 2000 V
2	2000 ~ 4000 V
3A	$4000 \sim 8000 \text{ V}$
3B	> 8000 V

Figure 7: HBM Classifications



MOSIS WAFER ACCEPTANCE TESTS

RUN: T6AU TECHNOLOGY: SCN05 VENDOR: AMIS FEATURE SIZE: 0.5

0.00

0.20

microns

Run type: SKD

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: American Microsystems, Inc. C5

	SCMOS_SUBM	(lambda=0.3)	0)	0.10	0.00
COMMENTS: Poly bias va bias use th SPICE model	ries with de e appropriat card. Design Tech	sign techno e value for nology 	logy. To a the param	account for m meter XL in y XL (um) 	nask vour XW (um)
K' (Uo*Cox/2) Low-field Mobility		56.4 463.87	-18.2 149.69	uA/V^2 cm^2/V*s	
LARGE Vth Vjbkd Ijlk Gamma	50/50	0.68 10.9 <50.0 0.48	-0.95 -11.6 <50.0 0.58	volts volts pA V^0.5	
WIDE Ids0	20.0/0.6	< 2.5	< 2.5	pA/um	
SHORT Idss Vth Vpt	20.0/0.6	446 0.68 10.0	-239 -0.90 -10.0	uA/um volts volts	
MINIMUM Vth	3.0/0.6	0.79	-0.92	volts	
TRANSISTOR PARAMETERS	W/L	N-CHANNEL H	P-CHANNEL	UNITS	

FOX TRANSISTORS	GATE	N+ACTIVE	P+ACTIVE	UNITS
Vth	Poly	>15.0	<-15.0	volts

SCMOS (lambda=0.35)

PROCESS PARAMETERS Sheet Resistance	N+ 83.5	P+ 105.3	POLY 3 23.5	PL 9	Y2_HR 99	POLY2 44.2	2 M1 0.09	M2 0.10	UNITS
Contact Resistance Gate Oxide Thickness angstrom	64.9 142	149.7	17.3			29.2		0.97	ohms
PROCESS PARAMETERS Sheet Resistance Contact Resistance		M3 0.05 0.79	N\PLY 5 824 9		N_W 816	t 6 c	JNITS ohms/sq ohms		
COMMENTS: N\POLY is N-	well u	nder p	olysili	con.					
CAPACITANCE PARAMETERS Area (substrate) aF/um^2	N+ 425	P+ 731	POLY 84	POL	¥2 M 2	11 M2 27 12	2 M3 2 7	N_W 37	UNITS
Area (N+active) aF/um^2			2434		3	35 16	5 11		
Area (P+active) aF/um^2			2335						
Area (poly) aF/um^2				938	5	56 15	5 9		
Area (poly2) aF/um^2					4	19			
Area (metal1) aF/um^2						31	L 13		
Area (metal2) aF/um^2							35		
Fringe (substrate) Fringe (poly) Fringe (metal1) Fringe (metal2) Overlap (N+active) Overlap (P+active)	344	238	232 312		4 5	19 33 59 38 51	8 23 8 28 1 34 52		aF/um aF/um aF/um aF/um aF/um aF/um
CIRCUIT PARAMETERS					UNIT	S			
Inverters Vinv Vinv Vol (100 uA) Voh (100 uA) Vinv Gain Ring Oscillator Freq.		K 1.0 2.0 2.0 2.0 2.0	2 2 0 4 2 -19	.02 .28 .13 .85 .46 .72	volt: volt: volt: volt: volt:	S S S S			
DIV256 (31-stg,5.0V) D256_WIDE (31-stg,5.	0V)		95 147	.31 .94	MH z MH z				
DIV256 (31-stg,5.0V) D256_WIDE (31-stg,5.	0V)		0 1	.49	u₩/MI u₩/MI	Hz/gat Hz/gat	e e		

COMMENTS: SUBMICRON

SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8

* DATE: C	Jar	n 11/07						
* LOT: TO	5AU	J	WAF:	71	L01			
* Tempera	atu	ire_parameters=I	Default					
.MODEL CN	105	SN NMOS (LEVEL	=	49
+VERSION	=	3.1	TNOM	=	27	TOX	=	1.42E-8
+XJ	=	1.5E-7	NCH	=	1.7E17	VTH0	=	0.629035
+K1	=	0.8976376	K2	=	-0.09255	K3	=	24.0984767
+K3B	=	-8.2369696	WO	=	1.041146E-8	NLX	=	1E-9
+DVTOW	=	0	DVT1W	=	0	DVT2W	=	0
+DVT0	=	2.7123969	DVT1	=	0.4232931	DVT2	=	-0.1403765
+U0	=	451.2322004	UA	=	3.091785E-13	UB	=	1.702517E-18
+UC	=	1.22401E-11	VSAT	=	1.715884E5	A0	=	0.6580918
+AGS	=	0.130484	BO	=	2.446405E-6	BI	=	5E-6
+KETA	=	-3.043349E-3	AL	=	8.18159E-7	AZ	=	0.3363058
+RDSW	=	1.30/U55E3	PRWG	=	0.0328586	PRWB	=	0.0104806
+WR	_	⊥ 1 ⊑ _ 7	W I IN I	_	Z.4436//E-/		_	0.999776E-8 -1 256454F-9
	_	1E-/ 3 676235F-0	AW	_	U _1 /03503E_/	NEACTOR	_	-I.200404E-0
+DWB	_	0.010200E-0	CDCC	_	-1.495505E-4	CDCCD	_	0.0354201
+CDSCB	_	0		_	2.4E-4 2.3/2063F-3	CDSCD FTAR	_	U _1 532/F_/
TOSUB	_	0 076/123	DCIM	_	2.5429056-5	DDTRIC1	_	-1.JJZ4E-4 0.8187825
+PDTBLC2	_	2 366707F-3	PDIBLCB	_	-0 0/31505	DROUT	_	0.0107025
+PSCBE1	_	6.611774E8	PSCBE2	_	3.238266E-4	PVAG	_	0
+DELTA	=	0.01	RSH	_	83.5	MORMOD	_	1
+PRT	=	0	UTE	=	-1.5	KT1	=	-0.11
+KT1L	=	0	KT2	=	0.022	UA1	=	4.31E-9
+UB1	=	-7.61E-18	UC1	=	-5.6E-11	AT	=	3.3E4
+WL	=	0	WLN	=	1	WW	=	0
+WWN	=	1	WWL	=	0	LL	=	0
+LLN	=	1	LW	=	0	LWN	=	1
+LWL	=	0	CAPMOD	=	2	XPART	=	0.5
+CGDO	=	2.32E-10	CGSO	=	2.32E-10	CGBO	=	1E-9
+CJ	=	4.282017E-4	PB	=	0.9317787	MJ	=	= 0.4495867
+CJSW	=	3.034055E-10	PBSW	=	0.8	MJSW	=	= 0.1713852
+CJSWG	=	1.64E-10	PBSWG	=	0.8	MJSWG	=	= 0.1713852
+CF	=	0	PVTH0	=	0.0520855	PRDSW	=	= 112.8875816
+PK2	=	-0.0289036	WKETA	=	-0.0237483	LKETA	=	= 1.728324E-3
)								1.,000010 0
*								
.MODEL CN	405	SP PMOS (LEVEL	=	= 49
+VERSION	=	3.1	TNOM	=	27	TOX	=	= 1.42E-8
+XJ	=	1.5E-7	NCH	=	1.7E17	VTH0	=	= -0.9232867
+K1	=	0.5464347	K2	=	8.119291E-3	K3	=	= 5.1623206
+K3B	=	-0.8373484	WO	=	1.30945E-8	NT.X	=	= 5.772187E-8
+DVTOW	_	0		=	0		=	= 0
+ DVTO	_	0073823	DVT1	_	0 5356454	DVT2	_	= -0.1185/55
+110	_	220 5922586	ΙΙΑ	_	3 1449398-9	IIR	=	= 1E-21
+11C	_	-6 1935/F - 11	VSDT	_	1 176/15F5		_	- 0 8//1929
+165	_	0 1//72/5	RU	_	1 1/9181F_6	R1	_	5 5 F - 6
	_	-1 NQ33650-3	Δ1	_	3 /67/20FL/	D1 D2	_	= 0 1667196
TDDGM	_	3E3 エ・000000-0	AT DDMC	_				- 0.400/400 A A0100A1
TMD	_	ощо 1	T AWG MTNT	_	3 007/07E_7		_	- 1 0/0/30F_7
	_	⊥ 1 ⊑ _ 7		_	J.UU/4岁/凸一/ 0		-	- I.U4U4J7E-/
$\top \Lambda \square$	_		ΛW	=	U	DMG	-	Z.IJJOUAF-8

+DWB	=	1.706031E-8	VOFF	=	-0.0801591	NFACTOR	=	0.9468597
+CIT	=	0	CDSC	=	2.4E-4	CDSCD	=	0
+CDSCB	=	0	ETA0	=	0.4060383	ETAB	=	-0.0633609
+DSUB	=	1	PCLM	=	2.2703293	PDIBLC1	=	0.0279014
+PDIBLC2	=	3.201161E-3	PDIBLCB	=	-0.057478	DROUT	=	0.1718548
+PSCBE1	=	4.876974E9	PSCBE2	=	5E-10	PVAG	=	0
+DELTA	=	0.01	RSH	=	105.3	MOBMOD	=	1
+PRT	=	0	UTE	=	-1.5	KT1	=	-0.11
+KT1L	=	0	KT2	=	0.022	UA1	=	4.31E-9
+UB1	=	-7.61E-18	UC1	=	-5.6E-11	AT	=	3.3E4
+WL	=	0	WLN	=	1	WW	=	0
+WWN	=	1	WWL	=	0	LL	=	0
+LLN	=	1	LW	=	0	LWN	=	1
+LWL	=	0	CAPMOD	=	2	XPART	=	0.5
+CGDO	=	3.12E-10	CGSO	=	3.12E-10	CGBO	=	1E-9
+CJ	=	7.254264E-4	PB	=	0.9682229	MJ	=	0.4969013
+CJSW	=	2.496599E-10	PBSW	=	0.99	MJSW	=	0.386204
+CJSWG	=	6.4E-11	PBSWG	=	0.99	MJSWG	=	0.386204
+CF	=	0	PVTH0	=	5.98016E-3	PRDSW	=	14.8598424
+PK2	=	3.73981E-3	WKETA	=	7.286716E-4	LKETA	=	-4.768569E-3
)								
*								